

RESET

READ EFM SIGNAL

Sync 1

Sync 2

ATP

Sync 3

SWITCHING SIGNAL WG

RESET

DIVIDING RATIO CONTROL

CONTROL CIRCUIT

91

88

WRITE SIGNAL GENERATOR

WRITE SIGNAL

60 : PLL CIRCUIT

66 : CONTROL LOOP

68 : CONTROL LOOP

86

FREQUENCY DIVIDER

$V_{sync\ 1}$

62

PHASE COMPARATOR

$\phi 1$

$1/N$

72

$(N \cdot f_1)$

$f_1$

74

$A_1$

76

$\oplus$

78

LOOP FILTER

70

VCO

READ CLOCK/  
WRITE CLOCK

82

$A_2$

64

PHASE COMPARATOR

$\phi 2$

$1/M$

80

$f_2$

84

SYNCHRONIZATION SIGNAL DETECTING CIRCUIT

90


PHASE COMPARATOR

88

WRITE SIGNAL GENERATOR

## INSTRUCTION FOR ADDITIONAL WRITING

**FIG. 2**



**FIG. 3**




FIG.4





FIG.5



6/9

FIG.6




FIG.7




FIG. 8






FIG.9

